and cond

- 6 wherein each of the source/drain reminals comprise a first implanted region, a
- 7 second silicide layer; a second implanted region[s] and a third silicide layer.

Please add new Claims 21-24.

- 1 21. A field effect transistor, comprising:
- a gate electrode disposed over a gate dielectric layer, the gate dielectric
- 3 layer disposed over a substrate;
- a first source/drain terminal disposed in the substrate in alignment with a
- 5 first sidewall of the gate electrode; and
- a second source/drain terminal/disposed in the substrate in alignment
 - with a second sidewall of the gate electrode;
- 8 wherein the first and second source/drain terminals each comprise a first
- 9 silicide portion, a second silicide portion and an implanted region of the
- 10 substrate, such that the first and second silicide portions are disposed within the
- implanted region and the second silicide portion is thicker than the first silicide
- 12 portion.
- 1 22. The field-effect-transistor of ola/m-21, wherein the first silicide portion
- 2 comprises CoSi₂/
- 1 23. The field effect transistor of Claim 21, wherein the first silicide portion
- 2 comprises/TiSi₂.